Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
Hercules
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
llvm
Hercules
Commits
6af2e9ec
Commit
6af2e9ec
authored
3 months ago
by
prathi3
Browse files
Options
Downloads
Patches
Plain Diff
Delete gpu_matmul.jn
parent
5a4973af
No related branches found
No related tags found
1 merge request
!115
GPU backend
Pipeline
#201081
passed
3 months ago
Stage: test
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
juno_samples/matmul/src/gpu_matmul.jn
+0
-45
0 additions, 45 deletions
juno_samples/matmul/src/gpu_matmul.jn
with
0 additions
and
45 deletions
juno_samples/matmul/src/gpu_matmul.jn
deleted
100644 → 0
+
0
−
45
View file @
5a4973af
#[entry]
fn
tiled_64_matmul_with_n_1024
<
m
:
usize
,
l
:
usize
>
(
a
:
i32
[
1024
,
m
],
b
:
i32
[
m
,
l
])
->
i32
{
let
res
=
0
;
for
bi
=
0
to
16
{
for
bk
=
0
to
l
/
64
{
// TODO: make these all the same size, clone analysis should undo GVN's
// combining of these three arrays.
let
atile
:
i32
[
66
,
64
];
let
btile
:
i32
[
65
,
64
];
let
ctile
:
i32
[
64
,
64
];
for
tile_idx
=
0
to
m
/
64
{
for
ti
=
0
to
64
{
for
tk
=
0
to
64
{
atile
[
ti
,
tk
]
=
a
[
bi
*
64
+
ti
,
tile_idx
*
64
+
tk
];
btile
[
ti
,
tk
]
=
b
[
tile_idx
*
64
+
ti
,
bk
*
64
+
tk
];
// TODO: remove setting ctile to zero explicitly, clone analysis
// should see a lack of a phi for ctile in the block loops and
// induce a copy of an initial value of ctile (all zeros) on each
// iteration of the block loops.
ctile
[
ti
,
tk
]
=
0
;
}
}
for
ti
=
0
to
64
{
for
tk
=
0
to
64
{
let
c_acc
=
ctile
[
ti
,
tk
];
for
inner_idx
=
0
to
64
{
c_acc
+=
atile
[
ti
,
inner_idx
]
*
btile
[
inner_idx
,
tk
];
}
ctile
[
ti
,
tk
]
=
c_acc
;
}
}
}
for
ti
=
0
to
64
{
for
tk
=
0
to
64
{
res
+=
ctile
[
ti
,
tk
];
}
}
}
}
return
res
;
}
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment