Explore projects

View group_03_project project

ie421_high_frequency_trading_spring_2025 / ie421_hft_spring_2025_group_03 / group_03_project

0

Updated Jun 28, 2025

0 0 1 0

Updated Jun 28, 2025
View group_02_project project

ie421_high_frequency_trading_spring_2025 / ie421_hft_spring_2025_group_02 / group_02_project

0

Updated Jun 08, 2025

0 0 0 0

Updated Jun 08, 2025
View linux-on-litex-vexriscv project

ie421_high_frequency_trading_spring_2025 / ie421_hft_spring_2025_group_02 / linux-on-litex-vexriscv
BSD 2-Clause "Simplified" License

Linux on LiteX-VexRiscv

0

Updated May 16, 2025

0 0 0 0

Updated May 16, 2025
View group_04_project project

fin556_algo_market_micro_fall_2023 / fin556_algo_fall_2023_group_04 / group_04_project

1

Updated May 04, 2024

1 0 0 5

Updated May 04, 2024
View group_06_project project

ie421_high_frequency_trading_fall_2023 / ie421_hft_fall_2023_group_06 / group_06_project

0

Updated May 04, 2024

0 0 0 0

Updated May 04, 2024
View FPGA Synthesizer project

nuoyanw2 / FPGA Synthesizer

0

Updated Jun 08, 2023

0 0 0 0

Updated Jun 08, 2023
View ECE385FinalProject project

zdm3 / ECE385FinalProject

0

Updated May 05, 2023

0 0 0 0

Updated May 05, 2023
View ECE385-Final-Project project

Andy Popovich / ECE385-Final-Project

0

Updated May 06, 2022

0 2

Updated May 06, 2022
View Verilog Ethernet project

haiyang3 / Verilog Ethernet
MIT License

0

Updated Apr 29, 2022

0 0 0 0

Updated Apr 29, 2022
View Musical Hand Fpga Test project

Senior Design / Musical Hand Fpga Test

0

Updated Apr 05, 2022

0 0 0 0

Updated Apr 05, 2022
View BabelSoC project

paulrr2 / BabelSoC
BSD 3-Clause "New" or "Revised" License

ECE527 Final Project: Babel SoC

0

Updated Dec 21, 2020

0 0 0 0

Updated Dec 21, 2020
View fpga-network-stack project

paulrr2 / fpga-network-stack
BSD 3-Clause "New" or "Revised" License

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

0

Updated Dec 18, 2020

0 0 0 0

Updated Dec 18, 2020
View Vitis_with_100Gbps_TCP-IP project

paulrr2 / Vitis_with_100Gbps_TCP-IP

100 Gbps TCP/IP stack for Vitis shells

0

Updated Dec 12, 2020

0 0 0 0

Updated Dec 12, 2020
View 385-final-project-attempt2 project

rnai2 / 385-final-project-attempt2

0

Updated Dec 04, 2020

0 0 0 0

Updated Dec 04, 2020
View opensparct2 project

Debjit Pal / opensparct2

0

Updated Oct 11, 2019

0 0 0 0

Updated Oct 11, 2019
View tcad_journal_iccad_15_t2_syn project

Debjit Pal / tcad_journal_iccad_15_t2_syn

Finding out the smaller IP module from OpenSPARC T2 that can be synthesized avoiding all the black boxes

0

Updated May 03, 2019

0 0 0 0

Updated May 03, 2019
View post_silicon_protocol_lts project

sharma53 / post_silicon_protocol_lts

0

Updated Jun 11, 2018

0 0 0 1

Updated Jun 11, 2018
View osu-fpga project

Fang Lu / osu-fpga
Other

ECE 385 Final Project by Fang Lu and Xutao Jiang. See docs/final-report.md for detailed descriptions.

0

Updated Dec 14, 2017

0 0 0 0

Updated Dec 14, 2017